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Abstract — In this work, we employ gridded model for channel 
routing and place the terminals which are horizontally aligned. 
We have developed a two-layer channel router that can 
eliminate the constraints due to overlap. The proposed 
approach is suitable for cell/IP-based channel-less circuit with 
a few channels. Our developed tool can route the nets in nearly 
linear time achieving to the advantage of time to market, and 
lead to the area overhead of 6.34% increase in average. The 
area overhead results from the space insertion, and we also 
have shown that the proposed algorithm can achieve 100% 
routing on most ISCAS’85 benchmarks. In addition, the 
number of channel tracks can be minimized by our algorithm. 
I. INTRODUCTION 
Integrated circuit technology has developed in the 1960s 
from the integration of a few transistors currently in use and 
the integrated circuits contain more than 105 transistors. 
Nowadays, the number of transistors in circuits grows 
rapidly and the circuit design becomes a very complex and 
difficult task. Due to large number of components, the 
physical design must be helped with computers. The phases 
of physical design extensively use computer-aided design 
tools [2], and many phases have already been partially or 
fully automated. There are different targets that one would 
like to optimize. Our work focuses on how to carry out 
routing completely within reasonable time. 
Routability is a key factor of digital integration circuits 
design and a positive aspect of the former standard cell 
design style [3] based on routing channels. The standard cell 
architecture (figure 1) consists of rectangular cells with the 
same height, which are placed in several rows, and the space 
between two rows being called channel. 
 
 
 
 
Figure 1.  Standard cell architecture. 
Routing model can divide into two models, one is called 
grid-based model (figure 2(a).) and the other is called 
gridless-based model (figure 2(b).) [4]. 
 
 
 
 
 
 
Figure 2.  Routing model  (a) Grid-based model. (b) Gridless-based 
model. 
In this work, we employ grid-based routing model for 
channel routing. Using grid-based routing model, we can 
make placement and routing more easily. In the placement 
phase, we have to place the cells on the intersection points of 
the grids and then route the nets on the edges of the grids. 
II.  PRELIMINARY 
Detailed routing [5] is one of the most fundamental steps 
in physical design cycle. The channel routing is the 
important part of detailed routing, which is executed after 
placement. 
A. Channel routing model 
The channel routing model [6] (figure 3) consists of 
several parts of components. The nets of terminals are placed 
on upper and lower boundaries. The channel to be routed is 
defined by a rectangular region with two rows of terminals 
along its top and bottom sides. The horizontal metal layer is 
called trunk and the vertical metal layer is called branch. 
When horizontal metal layer and vertical metal layer are 
needed to connect and we must penetrate two layers with via. 
Combining channel routing model with grid-based model ca 
can be able to make the physical design easier and the design 
time shorter. 
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Figure 3.   Channel routing model. 
B. Channel routing problem 
The main target of the channel routing is to minimize the 
channel height [7][8]. In real designs, each channel is 
assigned fixed height by the floorplanner and the task of 
channel router is to complete the routing within the assigned 
height. If channel router can not achieve 100% routing in the 
assigned height, channel router must to expand the channel, 
which changes the floorplan. This requires routing the 
channels in a predefined order, so that such expansions can 
be accommodated, without impact on the floorplan. 
C. Left-edge algorithm 
The left-edge algorithm [9] is applicable to channel 
routing problems which do not allow doglegs [10] and 
vertical constraints. In other words, it does not appear cycles 
in vertical constraint graph [6][9]. The left-edge algorithm 
sorts the intervals that are the horizontal line segments of the 
nets, in ascending order, relative to the x coordinate of the 
left end point of intervals. And then it allocates a track to 
each of the intervals. To allocate an interval to a track, left-
edge will scan through the tracks from the top to the bottom 
and assigns the net to the first track that can adapt the net. 
The allocation process is restricted to one layer since the 
other layer is used for the vertical line segments of the nets. 
The figure 4 is the left-edge algorithm. 
 
 
 
 
 
 
Figure 4.  The left-edge algorithm. 
III. THE EXTENSIBLE CHANNEL ROUTER 
The terminals of cells are needed to place before routing. 
Therefore, beginning of routing we must know the cells that 
are placed in certain positions. In our work, we placed the 
terminals of cells with two rows and used the region between 
the two rows to route the nets of circuit. 
We use a simple placement algorithm [11] to place the 
terminals of cells. First, we placed the input pins of circuit on 
the left upper row and placed the output pins of circuit on 
right lower row possibility. 
A. Horizontal constraint graph 
After placement the terminals of circuit, we can know the 
positions of each terminal. Therefore, we can compute every 
horizontal line segments. The first step, we will find the 
leading terminal of each net. Then, we will find the last 
terminal of each net. And we can record the two data of each 
net and store it in the data structure. We will take the data 
structure to operate the following steps. 
According to the data structure, the horizontal constraint 
graph will be set up by the information of each net. The 
figure 5 is an example of horizontal constraint graph [6][9]. 
We do not consider the order of the horizontal line segments. 
Therefore, we can set up the horizontal constraint graph 
using undirected graph. 
 
 
 
 
 
Figure 5.  Example of  the horizontal constraint graph (HCG). 
B. Vertical constraint graph 
In order to avoid the vertical constraints and we will set 
up the vertical constraint graph before routing. Consider the 
terminals which include upper and lower rows, we can 
regard them as many pairs of columns. The zero numbers 
represent the space of the placement. We will find the upper 
and lower terminals of one pair that are not contained zero 
numbers. Then, we will consider these pairs of terminals to 
set up the vertical constraint graph. 
 
 
 
 
 
Figure 6.  Example of the vertical constraint graph (VCG). 
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After finding these terminals, we will set up the vertical 
constraint graph (figure 6). We need to use directed graph to 
represent the vertical constraint graph. Because of the upper 
terminals must be above the lower terminals. We use the 
directed graph to represent the vertical constraint graph 
different from horizontal constraint graph. 
C. The extensible router 
After left-edge algorithm and have been set up the 
constraint graphs we will get the preliminary routing result 
which is including the violations of vertical constraints. We 
will look table up in vertical constraint graph and try to break 
the cycles in the vertical graph. 
1) Insertion of spaces 
Now, we face the problem that is violations of vertical 
constraints. We will insert pairs of spaces near by the 
terminals which are violations of vertical constraints. Then 
we will try to find the remnant tracks to route the unrouted 
terminals. If there are not the remnant tracks to route the 
terminals, we will add extra track in the most top of the 
channel to route the unrouted terminals. The figure 7(a) is an 
example of preliminary routing result with vertical 
constraints. There are two violations of vertical constraints in 
the example. Now, we face the problem that is violations of 
vertical constraints. In the figure 7(b), we will insert pairs of 
spaces near by the terminals which are violations of vertical 
constraints. Take figure 7(b) for example, we will find the 
second track to route the two terminals which are violations 
of vertical constraints. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 7.   The example of after left-edge algorithm (a) Preliminary 
routing with the vertical constraints, (b) Solution of vertical constraint 
violations. 
2) Update the data structure 
After insert the spaces, we need to update the data 
structures, which are the sites of terminals and horizontal 
line segments. The first, we must to recompute the sites of 
terminals and according to these sites to change the data 
structure of horizontal line segments. Now, we get a new 
solution of routing and it can achieve 100% routing [12]. 
The figure 8 shows the insert space algorithm. 
 
Figure 8.  (a) Two cases that we will optimize. (b) After optimizing the 
horizontal line segments. 
 
D. Channel tracks optimization 
In our experiments, we will divide the condition into two 
cases. One case is end of the upper line segment 
corresponding with head of the lower line segment and the 
other case which is head of the upper line segment 
corresponding with end of the lower line segment. Figure 9(a) 
shows the two cases. Before optimizing the segments, we 
must to know data structure of each horizontal line segments 
that record coordinates of all segments. Then our algorithm 
will find the two cases to reduce the channel tracks. Figure 
9(b) shows the horizontal line segments after optimizing and 
then we reduce the channel tracks from two to one. 
 
 
 
 
Figure 9.  (a) Two cases that we will optimize. (b) After optimizing the 
horizontal line segments. 
Further, we will extend more cases to reduce the channel 
tracks. The two cases that are the upper horizontal line 
segment overlapped the lower horizontal line segment, if the 
two line segments in the same channel track. The figure 9 
shows the extension of the idea. The figure 10(a) is more one 
contact than original case and the figure 10(b) is more two 
contacts than original case. 
 
 
 
 
Figure 10.   The extended cases (a) Overlap one contact. (b) Overlap two 
contacts. 
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In the second and third cases, we will insert two and 
three pairs of zero terminals to shift the horizontal line 
segment respectively. 
IV. EXPERIMENTAL RESULTS 
The extensible router was compared to the ChAOS router 
[13]. We performed our experiments on some iscas85 
benchmarks [14], which are combinatorial logic circuits. 
We can observe the sixth column of table 1, the extra 
terminals that we need to add to solve the vertical 
constraints. Extensible router is better than ChAOS router 
that we can reduce the area overhead and the two routers 
utilized the same channel tracks. The percentages of area 
overhead are compared with the original terminal numbers. 
We gather statistics the difference of area overhead between 
the two routers in the last column of Table I. Our approach 
can reduce 3.34% in average of the total area than ChAOS 
router. 
TABLE I.  . 
COMPARISON OF AREA OVERHEAD. 
 
 
 
 
 
 
 
The table II shows the extra terminals that we need to add 
after horizontal segment optimization. Besides, the Table II 
also shows the channel tracks that we need to route the 
circuits. In several cases we can reduce the channel tracks 
effectively and the results are showed in each case of tracks 
column. 
V. CONCLUSIONS AND FUTURE WORK 
In recent years, the advance of COMS technology has led 
to a great development, especially on the complexity of the 
digital circuits. In this work, we have investigated the grid-
based model and then used this model to solve the channel 
routing problem. We apply the presented router on some 
ISCAS’85 benchmark circuits in which the associated 
algorithm is implemented in C++ language. The results show 
that our router can achieve 100% routing and reduce a lot of 
routing area than before. In the future work, we will use the 
mentioned concept to deal with the crosstalk between multi-
metal layers, and also extend channel routing to switchbox 
routing. 
TABLE II.   
THE RESULTS OF HORIZONTAL SEGMENT OPTIMIZATION. 
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